

APPLICANTS: OVADIA, Bat-Sheva et al.  
SERIAL NO.: 09/406,788  
FILED: September 28, 1999  
Page 2

### AMENDMENTS TO THE CLAIMS

Please add or amend the claims to read as follows, and cancel without prejudice or disclaimer to resubmission in a divisional or continuation application claims indicated as cancelled.

The listing of the claims will replace all prior versions, and listing, of claims in the application

#### Listing of the Claims

Claims 1 – 19. (Cancelled)

Claim 20. (**Currently Amended**) A decoder according to claim 23 ~~19~~, wherein said means for tracing back is to trace back in as few as two clock cycles per stage.

Claim 21. (**Currently Amended**) A decoder according to claim 23 ~~19~~, wherein each of said stages has 16 states, each of said memory cells has a length of at least 16 bits and said means for tracing back is to trace back in as few as two clock cycles per stage.

Claim 22. (**Currently Amended**) A decoder according to claim 23 ~~19~~, wherein each of said stages has 32 states, each of said memory cells has a length of at least 32 bits and said means for tracing back is to trace back in as few as two clock cycles per stage.

Claim 23. (**Currently Amended**) A binary convolution decoder ~~according to claim 19, the decoder further having multiple stages, each stage having states of a binary convolution code, the decoder comprising:~~

at least one arithmetic logic unit to determine trace bits for each of said states for each of said multiple stages;

a first register and a second register to jointly store a single copy of trace bits of at least a portion of one stage;

a storage device having memory cells, wherein for each of said multiple stages, a group of one or more memory cells is to store said trace bits in sequential order;

means for tracing back, stage by stage, through said memory cells using said trace bits;  
and

a trace back register whose  $L+P-1$  least significant bits indicate the location in said group of a bit whose trace bit is to be saved into the least significant bit of the trace back register after the trace back register is shifted right one bit, said location comprising the bit number given by the  $L$  least significant bits of the trace back register and the memory cell whose number in said group is given by the value in the  $P-1$  bits of the trace back register immediately to the left of said  $L$  least significant bits, where  $L$  is the integer part of the logarithm to base 2 of the length of the memory cell and  $P$  is the number of memory cells in said group.

Claims 24 – 39. (Cancelled)

Claim 40. **(Currently Amended)** A method according to claim 43 ~~39~~, wherein tracing back through said memory cells is performed in as few as two clock cycles per stage.

Claim 41. **(Currently Amended)** A method according to claim 43 ~~39~~, wherein each of said stages has 16 states, each of said memory cells has a length of at least 16 bits and tracing back through said memory cells is performed in as few as two clock cycles per stage.

Claim 42. **(Currently Amended)** A method according to claim 43 ~~39~~, wherein each of said stages has 32 states, each of said memory cells has a length of at least 32 bits and tracing back through said memory cells is performed in as few as two clock cycles per stage.

APPLICANTS: OVADIA, Bat-Sheva et al.  
SERIAL NO.: 09/406,788  
FILED: September 28, 1999  
Page 4

Claim 43. (**Currently Amended**) A method ~~according to claim 39~~, for Viterbi decoding of binary convolution codes, the decoding involving multiple stages each having states of a binary convolution code, the method comprising:

determining trace bits for each of said states for each of said multiple stages;

storing a single copy of trace bits of at least a portion of one stage jointly in a first register and a second register;

for each of said multiple stages, storing said trace bits in sequential order in a group of one or more memory cells of a storage device such that the trace bits of at least three of said stages are simultaneously maintained by said storage device; and

tracing back, stage by stage, through said memory cells using said trace bits,

wherein tracing back through said memory cells comprises for each stage $[[:]]$  shifting a trace back register left one bit $[[:]]$  and saving into the least significant bit of said trace back register the trace bit located in the memory cell whose number in said group is given by the value of the  $P-1$  bits of said trace back register immediately to the left of the  $L$  least significant bits of said trace back register and located at the bit number given by said  $L$  least significant bits of said trace back register, where  $L$  is the integer part of the logarithm to base 2 of the length of the memory cell and  $P$  is the number of memory cells in said group.

Claim 44. (Cancelled)

Claim 45. (**Currently Amended**) A method ~~according to claim 44~~, comprising:

tracing back, stage by stage, in as few as two clock cycles per stage, states of binary convolution codes that are decoded using Viterbi decoding, based on sequentially stored trace bits of two or more of said stages, wherein tracing back said states comprises  $[[:]]$

in a first clock cycle, generating a generated B-bit binary representation having a least significant bit equal to a trace bit of a state of a particular stage and having (B-1) most significant bits equal to the (B-1) least significant bits of a B-bit binary representation of an index of said state, and identifying a trace bit of a state of a previous stage, where an index of said state of said previous stage is given by said generated B-bit binary representation; and

in a second clock cycle, storing said trace bit of said state of said previous stage in a single bit of temporary storage,

wherein B is the logarithm to base 2 of the number of states in a stage.

Claim 46. (Previously Presented) A method according to claim 45, wherein generating said generated B-bit binary representation comprises:

multiplying B bits of a memory element by two to produce a product;  
adding the content of said single bit of temporary storage to said product to produce a sum; and  
storing the B least significant bits of said sum in said B bits of said memory element.

Claim 47. (Previously Presented) A method according to claim 45, further comprising:

storing trace bits for states of a stage in a single memory cell having a length of at least the number of states in a stage,

wherein identifying said trace bit of said state of said previous stage comprises generating from said generated B-bit binary representation an address of a bit of said single memory cell that comprises said trace bit of said state of said previous stage.

Claim 48. (Previously Presented) A method according to claim 47, wherein said trace bits are stored sequentially in said single memory cell and said address is said index of said state of said previous stage.

APPLICANTS: OVADIA, Bat-Sheva et al.  
SERIAL NO.: 09/406,788  
FILED: September 28, 1999  
Page 6

Claim 49. (Previously Presented) A method according to claim 46, further comprising:

storing trace bits for states of a stage in two or more memory cells having a total number of bits at least the number of states in a stage,

wherein identifying said trace bit of said state of said previous stage comprises generating from said generated B-bit binary representation an address of a bit of said memory cells that comprises said trace bit of said state of said previous stage.

Claim 50. (Previously Presented) A method according to claim 49, wherein generating said address comprises:

addressing a particular memory cell by the content of the (P-1) most significant bits of said B bits of said memory element; and

addressing a particular bit in said particular memory cell by the content of the L least significant bits of said B bits of said memory element,

wherein L is the integer part of the logarithm to base 2 of the number of states stored in each of said memory cells, and P is the number of said memory cells.

Claim 51. (Previously Presented) A method to be used in Viterbi decoding of binary convolution codes, the decoding involving multiple stages each having states of a binary convolution code, the method comprising:

generating a generated B-bit binary representation having a least significant bit equal to a trace bit of a state of a particular stage and having (B-1) most significant bits equal to the (B-1) least significant bits of a B-bit binary representation of an index of said state; and

identifying a trace bit of a state of a previous stage, where an index of said state of said previous stage is given by said generated B-bit binary representation,

wherein B is the logarithm to base 2 of the number of states in a stage.

• APPLICANTS: OVADIA, Bat-Sheva et al.  
SERIAL NO.: 09/406,788  
FILED: September 28, 1999  
Page 7

Claim 52. (Previously Presented) A method according to claim 51, further comprising:

storing said trace bit of said state of said previous stage in a single bit of temporary storage.

Claim 53. (Previously Presented) A method according to claim 52, wherein generating said B-bit binary representation comprises:

multiplying B bits of a memory element by two to produce a product;

adding the content of said single bit of temporary storage to said product to produce a sum; and

storing the B least significant bits of said sum in said B bits of said memory element.

Claim 54. (Cancelled)